Show/hide contentOpenClose All
Curricular information is subject to change
On successful completion of this module, students should be able to:
1. Design a digital system involving an embedded processor and other hardware;
2. Write software for an embedded system;
3. Use appropriate software tools in the design and verification of such systems;
4. Work in a team and collaborate effectively with other members of the team;
5. Maintain proper documentation and communicate the results of their work.
1 - A brief introduction to embedded systems and to the module;
2 - Programming in assembly language, using an 8-bit microcontroller as an example;
3 - Microcontroller hardware, using the same 8-bit microcontroller as an example;
4 - Interfaces in embedded systems, including serial bus protocols;
5 - Programming in C for embedded systems (assuming knowledge of C programming);
6 - Processor bus structures, in general and using AMBA examples;
7 - Review of hardware design at register transfer level and hardware description language (assuming prior knowledge);
8 - Microcontroller hardware and instruction set, using ARM 32-bit microcontrollers as examples;
9 - A brief introduction to caches as used in embedded systems;
10 - A brief introduction to operating systems, with emphasis on embedded systems;
11 - Embedded system design.
Student Effort Type | Hours |
---|---|
Specified Learning Activities | 12 |
Autonomous Student Learning | 48 |
Lectures | 24 |
Tutorial | 4 |
Laboratories | 33 |
Total | 121 |
Digital system design at register transfer level is required. Knowledge of a hardware description language is also required. Verilog or SystemVerilog is preferred, but VHDL is acceptable. As an example, the module EEEN30190 Digital System Design provides the required prior knowledge.
Computer programming in C is required. As an example, the module EEEN20010 Computer Engineering provides the required prior knowledge.
Description | Timing | Component Scale | % of Final Grade | ||
---|---|---|---|---|---|
Assignment: Design assignments during the trimester. Details of assignment weight and submission dates will be provided on Brightspace. | Throughout the Trimester | n/a | Graded | No | 50 |
Examination: Written examination, invigilated, with access to lecture notes and one textbook. | 2 hour End of Trimester Exam | Yes | Standard conversion grade scale 40% | No | 50 |
Resit In | Terminal Exam |
---|---|
Summer | No |
• Feedback individually to students, post-assessment
• Group/class feedback, post-assessment
For assignments, students will receive written feedback on the report and code submitted. For the terminal exam, students may request to view their scripts.
Name | Role |
---|---|
Dr Barry Cardiff | Lecturer / Co-Lecturer |