COMP20020 Digital Systems

Academic Year 2022/2023

The module reviews the theory and practice of designing digital systems. Boolean logic and binary number systems are reviewed.
Design of combination circuits is covered including truth tables and a range of basic circuits (decoders, encoders, multiplexers, adders, subtracters, multipliers). Use of Karnaugh maps for logic minimisation is explained. Design of sequential circuits is covered including basic elements (clocks, latches and flip-flops) and basic circuits (counts, shift registers). Specification and design of Finite State Machines is explained. Memory systems are described. Design issues including race conditions, hazards and glitches are considered.

Show/hide contentOpenClose All

Curricular information is subject to change

Learning Outcomes:

On completion of this module students are expected to:
• Understand the relationship between Boolean logic and circuit design.
• Design simple combinational circuits.
• Use binary number systems for calculation
• Use Karnaugh maps to simplify logic.
• Design simple sequential circuits.
• Interpret timing diagrams.
• Understand the behaviour of basic synchronous components such as D and JK-flip-flops.
• Design Mealy and Moore Finite State Machines.
• Understand how memory systems work.
• Understand for digital design issues.

Indicative Module Content:

Lectures 1-2:
Recap on the history of integrated circuits. Basic overview of how logic gates are constructed from transistors. Review of Boolean logic gates and truth tables.

Lectures 3-9:
Students learn how to design combinational logic circuits using Boolean logic gates. The design process is discussed together with design techniques, such as Karnaugh Maps. The relationship with Boolean algebra is explained with examples. Students also lean how to calculate the area and delay of circuits.

Lectures 10-17:
Student learn about the function, operation and design of memory circuits, including latches, flip- flops. ROMs and RAMs. They learn how to design Finite State Machines. Timing issues involving synchronous circuits are discussed.

Lectures 18-24:
Students learn how to design functional blocks, such as arithmetic circuits. Commonly used fixed and floating point number systems are described. Basic input and output devices are described. Student knowledge is integrated by means of system case studies.

Formative Assignment 1:
Design and implementation of digital circuits based on logic gates. Application of theory including truth tables, timing diagrams and Boolean algebra. Practice in circuit design, implementation and verification using the Logisim schematic-entry gate-level simulator.

Graded Assessment 1:
Design and implementation of combinational logic circuits using the Karnaugh map method.

Formative Assignment 2:
Design and implementation of circuits for performing binary arithmetic.
Design and implementation of Finite State Machines.

Graded Assessment 2:
Design and implementation of a mini computing machine.

Final End of Trimester Examination:
2 hours covering all aspects of the module.

Student Effort Hours: 
Student Effort Type Hours
Lectures

24

Practical

22

Autonomous Student Learning

60

Total

106

Approaches to Teaching and Learning:
Lecture-based content delivery.
Lab-based practical assignments using a digital logic simulator.
Supplementary reading. 
Requirements, Exclusions and Recommendations

Not applicable to this module.


Module Requisites and Incompatibles
Incompatibles:
EEEN20050 - Digital Electronics, IS10060 - Digital Technology


 
Assessment Strategy  
Description Timing Open Book Exam Component Scale Must Pass Component % of Final Grade
Assignment: Assignment 2 (Graded) Varies over the Trimester n/a Alternative linear conversion grade scale 40% No

10

Assignment: Assignment 4 (Graded) Varies over the Trimester n/a Alternative linear conversion grade scale 40% No

10

Assignment: Assignment 3 (Graded) Varies over the Trimester n/a Alternative linear conversion grade scale 40% No

10

Examination: End of trimester examination 2 hour End of Trimester Exam No Alternative linear conversion grade scale 40% No

70


Carry forward of passed components
No
 
Resit In Terminal Exam
Spring Yes - 2 Hour
Please see Student Jargon Buster for more information about remediation types and timing. 
Feedback Strategy/Strategies

• Feedback individually to students, post-assessment

How will my Feedback be Delivered?

Marks and written feedback are provided online for the assignment submissions.

David Harris and Sarah Harris, Digital Design and Computer Architecture, Morgan Kaufmann.
Thomas L. Floyd, Digital Fundamentals, Pearson.