BDIC3004J Digital System Design

Academic Year 2024/2025

“Digital System Design” is a practical method class. Through courses, training students’ ability to the digital system design on large-scale programmable integrated circuit (FPGA). Requires students to understand the basic engineering approach in the typical electronic design automation (EDA)—design, synthesis, simulation and debugging, etc., have complete control of a hardware description language. Mainly covers are: present and future of digital system design method; various modeling methods based on Verilog hardware description language (HDL); electronic design automation (EDA) process; digital system design examples and common means. Experiment, with an emphasis on digital system design of man-machine interface, On EDA experiment platform, to completion of shake, reuse, hand shake, dynamic display elements, and thus complete a digital clock design.

Show/hide contentOpenClose All

Curricular information is subject to change

Learning Outcomes:

Not yet recorded

Student Effort Hours: 
Student Effort Type Hours
Lectures

48
Autonomous Student Learning

70
Total

118
Approaches to Teaching and Learning:
Not yet recorded 
Requirements, Exclusions and Recommendations

Not applicable to this module.


Module Requisites and Incompatibles
Additional Information:
This module is delivered overseas and is not available to students based at the UCD Belfield or UCD Blackrock campuses


 
Assessment Strategy  
Description Timing Component Scale Must Pass Component % of Final Grade In Module Component Repeat Offered
Exam (In-person): 2 Hour Final Exam Week 15 Graded Yes

100

 Yes

Carry forward of passed components
No
 
Remediation Type Remediation Timing
In-Module Resit Prior to relevant Programme Exam Board
Please see Student Jargon Buster for more information about remediation types and timing. 
Feedback Strategy/Strategies

• Group/class feedback, post-assessment

How will my Feedback be Delivered?

Not yet recorded.

Name Role
Enchang Sun Tutor
Wenying Wu Tutor